

facsimile
TRANSMITTALRECEIVED
CENTRAL FAX CENTER
OCT 28 2004

Date: October 28, 2004

No. of Pages: 6 (including this cover sheet)

Fax No.: (703) 872-9306

PLEASE DELIVER THE FOLLOWING PAGES IMMEDIATELY TO:

Name: Commissioner of Patents

Art Unit: 2633

Examiner: Nathan M. Curs

Phone: (703) 305-3800

From: Stephen D. Burbach
Reg No. 40,285Re: Application No. 09/782,687
Filed February 12, 2001Entitled LINEAR HALF RATE PHASE DETECTOR AND CLOCK AND DATA
RECOVERY CIRCUIT

File: 50991/RJP/B600

I HEREBY CERTIFY THAT THIS PAPER IS BEING FACSIMILE TRANSMITTED TO
THE UNITED STATES PATENT AND TRADEMARK OFFICE ON October 28, 2004.


C. Healion

*Correspondence: Second Resubmission of Substitution of Attorney; copy
of Substitution of Attorney

CAH PA6573784.1-10/28/04 2:32 PM

For Office Services Use Only
Return Fax to Celeste Healion

Christie, Parker & Hale, LLP
350 West Colorado Boulevard
Post Office Box 7068
Pasadena, CA 91109-7068
626-795-9900
Fax: 626-577-8800

confidential

The information in this transmission is confidential and is intended only for the use of the individual or entity named above. If the reader of this message is not the intended recipient, you are hereby notified that any dissemination, distribution or copying of this communication is prohibited. If you have received this communication in error, please notify us immediately by telephone collect, and return the original message to us at the above address via U.S. mail. We will reimburse you for postage. Thank you.

PATENT
RESPONSE UNDER 37 CFR 1.116
EXPEDITED PROCEDURE
EXAMINING GROUP 2633

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office on October 28, 2004.

C. Healion
C. Healion

RECEIVED
CENTRAL FAX CENTER
OCT 28 2004

Appl No. : 09/782,687
Applicant : Jafar Savoj
Filed : February 12, 2001
Title : LINEAR HALF RATE PHASE DETECTOR AND CLOCK AND DATA
RECOVERY CIRCUIT
TC/A.U. : 2633
Examiner : Nathan M. Curs
Docket No. : 50991/RJP/B600
Customer No. : 23363

SECOND RESUBMISSION OF SUBSTITUTION OF ATTORNEY

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Post Office Box 7068
Pasadena, CA 91109-7068
October 28, 2004

Commissioner:

Applicant hereby resubmits the Substitution of Attorney previously submitted on September 29, 2003 and resubmitted on July 9, 2004. After filing this Substitution of Attorney, the subsequent Notice of Allowance dated September 24, 2004 was mailed to the prior attorneys of record.

Accordingly, Applicant requests that the attached copy of the Substitution of Attorney be entered and that all future correspondence for this application be directed to the new attorneys of record.

Respectfully submitted,
CHRISTIE, PARKER & HALE, LLP

By *Stephen D. Burbach*
Stephen D. Burbach
Reg. No. 40,285
626/795-9900

enb/csh

50991-DBP-B600

PATENT

ART UNIT 2633

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No. 30/DBP/B600

SUBSTITUTION OF ATTORNEY WITH
CHANGE OF ADDRESS FOR CORRESPONDENCE
BY ASSIGNEECommissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Commissioner:

Broadcom Corporation, assignee of the entire interest in and to each U.S. patent application, identified on Exhibit A attached, under an Assignment recorded in the U.S. Patent and Trademark Office, hereby revokes all previous Powers of Attorney and appoints:

D. Bruce Froot	(20,958)	Harold E. Wurst	(22,183)	Jun-Young E. Jeon	(43,693)
Richard J. Ward, Jr.	(24,187)	Robert A. Green	(28,301)	Peter A. Nichols	(47,522)
LeRoy T. Rahn	(20,356)	Richard A. Wallen	(22,671)	Stephen D. Burbach	(40,283)
Walter G. Maxwell	(21,335)	Michael J. MacDermott	(29,946)	Mark I. Marcelli	(36,593)
William P. Christie	(29,371)	Anne Wang	(36,045)	David J. Steele	(47,317)
David A. Dillard	(30,831)	Constantine Marantidis	(39,739)	John W. Peck	(44,284)
Thomas J. Daly	(32,213)	Daniel R. Kimball	(34,849)	Tom H. Dao	(44,641)
Vincent G. Giola	(19,939)	Daniel M. Cavanagh	(41,661)	Frank L. Ciro	(42,419)
Edward R. Schwartz	(31,135)	Gary J. Nelson	(44,257)	Rodney V. Wurford	(51,304)
John D. Carpenter	(34,133)	Kathleen M. Oister	(42,052)	R. W. Johnston	(17,968)
Wesley W. Monroe	(39,778)	Josephine E. Chang	(46,083)	Hayden A. Carney	(22,659)
David A. Flinnley	(37,208)	Joel A. Kauth	(41,886)	Russell R. Palmer, Jr.	(22,994)
Gregory S. Lampert	(35,581)	Patrick Y. Ichura	(42,681)	Richard D. Seibel	(22,134)
Mark Garcia	(31,953)	Raymond R. Tabandeh	(43,945)	Richard J. Faculisa	(28,248)
Syed A. Hasan	(41,057)	Cynthia A. Bonner	(44,548)	Richard A. Clegg	(33,485)

all members or associates of or of counsel to the firm CHRISTIE, PARKER & HALE, LLP, telephone (626) 795-9900, as principal attorneys with power to appoint associate attorneys, to prosecute this application and any subsequent application based on the disclosure of this application, and to transact all business in the Patent and Trademark Office connected with this application and any subsequent application.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

[Signature]
(Date of Deposit)

-1-

B600:30/DBP

The authority under this Power of Attorney of each person named above shall automatically terminate and be revoked upon such person ceasing to be a member or associate of or of counsel to that law firm.

Please address all correspondence to **CHRISTIE, PARKER & HALE, LLP**, P.O. Box 7068, Pasadena, California 91109-7068. Customer Number: 23363

Broadcom Corporation

Date: September 12, 2003By 

Print Name: Dee Henderson
Title: Intellectual Property Portfolio
Manager

DBP/djp

DIP PASS24724.1-4-09503 9:47 AM

CPH/BP No. Application No. Filing Date Title

/BP1646	09/614,308	7/12/2000	Fast Acquisition Phase Locked Loop Using a Current DAC
50944/BP1647	09/540,243/ 6,526,118	3/31/2000/ 2/25/03	GM Cell Based Control Loops
/BP1648	09/632,665	8/7/2000	CMOS Lock Detect With Double Protection
50955/BP1649	09/632,666	8/7/2000	Built-In Shelf Test for Multi-Channel Transceivers without Data Alignment
/BP1651	09/615,033/ 6,389,092	7/12/2000/ 5/14/2002	Stable Phase Locked Loop Having Separated Pole
/BP1651CON	10/095,556/ 6,549,599	3/11/2002/ 4/15/2003	Stable Phase Locked Loop Having Separated Pole
50952/BP1653	09/792,684/ 6,566,971	2/24/01/ 5/20/2003	Method and Circuitry for Implementing a Differentially Tuned Varactor-Inductor Oscillator
50953/BP1653CON	10/407,909	4/2/2003	Method and Circuitry for Implementing a Differentially Tuned Varactor-Inductor Oscillator
/BP1654	09/782,687	2/12/2001	Linear Half-Rate Phase Detector and Clock and Data Recovery Circuit
/BP1655	09/784,419	2/15/2001	Linear Full-Rate Phase Detector and Clock and Data Recovery Circuit
50947/BP1656	09/772,781/ 6,396,894	1/29/2001/ 5/28/2002	Overflow Detector for FIFO
50948/BP1656CON1	10/104,870/ 6,519,311	3/21/2002/ 2/11/2003	Overflow Detector for FIFO
/BP1657	09/788,220/ 6,396,360	2/18/2001/ 5/28/2002	Method and Circuitry for Implementing an Inductor-Capacitor Phase Interpolated Voltage-Controlled Oscillator
/BP1658	09/650,275	8/29/2000	Seal Ring for Integrated Circuits
/BP1660	09/919,636	7/31/2001	Fully Differential CMOS Phase-Locked Loop
/BP1615	09/860,284	5/18/2001	Varactor Based Differential VO Band Switching
50957/BP1618	10/037,897	10/22/2001	Methods and Circuitry for Reducing Intermodulation in Integrated Transceivers

EXHIBIT A

Page 1

CPH/BP No. Application No. Filing Date Title

/BP1851	09/927,705	8/10/2001	Line Loop Back for Very High Speed Application
50950/BP1883DIV	10/267,054	10/7/2002	Low Voltage Differential to Single-Ended Converter
/BP1886	09/910,486	7/19/2001	Synchronous Data Serialization Circuit
/BP1885CON	10/431,109	5/6/2003	Synchronous Data Serialization Circuit
50958/BP1884	09/955,898	9/18/2001	Linear Phase Detector for High Speed Clock data Recovery
50945/BP2016	09/969,837	10/1/2001	High-Speed Peak Amplitude Comparator
/BP2137	10/159,788	5/30/2002	Method and Apparatus for High Speed Signal Recovery
50956/BP2138	10/092,166	3/4/2002	High Frequency Statistical Loss of Signal Detector
50964/BP2144	10/241,140	9/10/2002	Phase Lock Loop with Cycle Drop and Add Circuitry
50983/BP2233	10/243,086	9/12/2002	Delay Generator
50959/BP2238.1	10/243,281	9/12/2002	Symmetric Differential Logic Circuits
50960/BP2360	10/293,163	11/12/2002	Phase Detector for Extended Linear Response and High-Speed Data Regeneration
50961/BP2361	10/293,624	11/12/2002	Phase Detector with Delay Elements for Optimum Data Regeneration
50962/BP2385	10/335,190	12/30/2002	CDE Lock Detector with Hysteresis
50896/BP2454	09/747,392	12/22/2000	Methods of Recording Voice Signals in a Mobile Set
/BP2445	09/640,963	8/16/2000	Code Puncturing Method and Apparatus
/BP2446	09/636,000	8/9/2000	Maximum Likelihood Sequence Estimator which Computes Branch Metrics in Real Time
/BP2448	10/228,165	8/26/2002	Frequency Offset Correction Circuit for WCDMA
/BP2449	10/242,319	9/11/2002	MPSK Equalizer
/BP2450	10/272,507	10/15/2002	Shifted BPSK Modulator for EDGE

GDW PA5528115.1-A-09/03 9:34 AM

EXHIBIT A

Page 2